Courses
At Innovative-hub for VLSI Technology, we are committed to providing high-quality education that empowers our students to excel in their fields. Our diverse range of courses are designed to equip you with the skills and knowledge you need to succeed. Whether you're looking to advance in your career, switch fields, or simply learn something new, we have a course for you.
Analog Layout & Circuit Design Training:
1. Course Objectives
• Fundamentals of analog circuit design and layout.
• CoverCMOS, FINFET, and passive component layouts.
• Introduce EDA tools (like Cadence Virtuoso, Synopsys, or Mentor Graphics).
• Train students on best practices for layout, matching, parasitic effects, and tape-out considerations.
• Provide hands-on lab exercises and real-world case studies.
2. Target Audience
• Beginners (Students, fresh graduates, or junior engineers).
• Intermediate learners (Those familiar with digital design but new to analog layout).
• Professionals (Looking to improve their layout skills for real-world applications).
3. Course Structure & Syllabus
Module 1: Introduction to Analog Circuit Design
• Basic semiconductor physics (CMOS, FINFETs, MOSFETs, Diodes).
• Analog vs. digital circuits.
• Overview of common analog blocks (Op-Amps, Bandgaps, Current Mirrors).
Module 2: Fundamentals of Analog Layout
• Design rules & DRC concepts.
• Parasitics and impact on performance.
• Matching techniques: Common centroid, interdigitization.
• Guard rings, shielding, and noise considerations.
Module 3: Essential Tools for Analog Layout
• Introduction to EDA tools (Cadence Virtuoso, Synopsys, etc.).
• Schematic-driven layout (SDL).
• LVS (Layout vs. Schematic) and DRC (Design Rule Check).
Module 4: Advanced Analog Layout Techniques
• RF and high-speed layout considerations.
• Power routing, ESD protection, latch-up prevention & IR Drop Analysis.
• Process variations and yield optimization.
Module 5: Hands-on Projects & Case Studies
• Lab 1: Layout of a simple current mirror, Std cells, Custom Mux, Decoders.
• Lab 2: Differential pair/ Small Analog blocks layout with matching considerations.
• Lab 3: Op-Amp, LDO & BGR layout with parasitic extraction.
• Final Project: Complete layout of a small analog IP.
4. Course Format
• Online or In-person: Define if it will be an online course (recorded/live) or a classroom setting.
• Duration: 14 to 16 weeks, depending on depth.
• Hands-on labs: Provide access to EDA tools.
• Assignments & Quizzes: Ensure engagement.
• Industry case studies: Practical insights from real-world projects.
5. Certification & Career Benefits
• Provide certificates upon completion.
• Offer guidance on analog layout jobs and interviews.
• • Networking opportunities with industry professionals.
Design Verification Training Course
1. Course Objectives
• Teach fundamentals of design verification and methodologies.
• Cover SystemVerilog, UVM, Formal Verification, and Assertions.
• Introduce industry-standard EDA tools (Cadence, Synopsys, Mentor Graphics).
• Train students in testbench development, functional coverage, and debugging techniques.
• Provide hands-on labs, case studies, and industry best practices.
2. Target Audience
• Beginners: Students, fresh graduates, or junior engineers.
• Intermediate learners: Digital designers transitioning to verification.
• Professionals: Engineers looking to upskill in functional verification.
3. Course Structure & Syllabus
Module 1: Fundamentals of Design Verification
• Basics of HDLs (Verilog, VHDL).
• Understanding simulation, emulation, and FPGA prototyping.
• Overview of verification methodologies (Code vs. Functional Coverage).
Module 2: Advanced SystemVerilog for Verification
• Data types, classes, and constraints.
• Functional coverage and assertion-based verification (SVA).
• Constrained Random Testing (CRT) techniques.
Module 3: UVM (Universal Verification Methodology)
• Introduction to UVM architecture (Agents, Scoreboards, Sequences).
Formal Verification (FPV, Model Checking).
• Debugging and optimizing UVM environments.
Module 4: Formal Verification & Coverage-Driven Verification
• Introduction to Formal Verification (FPV, Model Checking).
• Coverage-driven verification strategies.
• Advanced debugging techniques.
Module 5: Hands-on Labs & Projects
• Lab 1: Writing basic testbenches in SystemVerilog
• Lab 2: Implementing UVM agents and monitors.
• Lab 3: Debugging coverage holes and optimizing testbenches.
• Final Project: Verification of a small digital IP using UVM.
4. Course Format
• Online or In-person (recorded/live or classroom setting).
• Duration: 14 to 16 weeks, based on depth.
• Hands-on labs with access to EDA tools.
• Assignments & Quizzes for engagement.
• Industry case studies from real-world verification projects.
5. Certification & Career Benefits
• Certification upon completion.
• Interview preparation for Verification Engineer roles.
• Industry networking opportunities.
AMS (Analog Mixed-Signal) Design Training Course
1. Course Objectives
• Cover fundamentals of AMS circuit design.
• Introduce SPICE simulation, Verilog-A/Verilog-AMS modeling.
• Teach mixed-signal verification techniques.
• Provide hands-on labs using EDA tools (Cadence Spectre, Synopsys, Siemens EDA).
• Explore real-world AMS design challenges and solutions.
2. Target Audience
• Beginners: Students and fresh graduates interested in mixed-signal design.
• Intermediate learners: Digital/analog designers transitioning to AMS.
• Professionals: Engineers specializing in mixed-signal ICs.
3. Course Structure & Syllabus
Module 1: Introduction to AMS Design
• Fundamentals of Analog and Mixed-Signal (AMS) circuits.
• Basics of SPICE simulation and behavioral modeling.
• Overview of data converters (ADC/DAC), PLLs, LDOs, and RF circuits.
Module 2: AMS Modeling & Simulation
• Introduction to Verilog-A/Verilog-AMS
• Co-simulation of analog and digital designs.
• Understanding noise analysis, transient, AC/DC simulations.
Module 3: Mixed-Signal Verification
• Functional verification of mixed-signal designs.
• Introduction to Real-Number Modeling (RNM).
• Testbench strategies for AMS verification.
Module 4: Design Challenges & Optimization
• Process variations and mismatch analysis.
• Low-power and high-performance AMS design techniques.
• High-speed interface considerations (SerDes, LVDS, MIPI, etc.).
Module 5: Hands-on Labs & Projects
• Lab 1: Simulating an ADC/DAC circuit using SPICE.
• Lab 2: Implementing and verifying a PLL in Verilog-AMS.
• Lab 3: Mixed-signal co-simulation of a SAR ADC.
• Final Project: Design and verification of a small AMS IP.
4. Course Format
• Online or In-person (recorded/live or classroom).
• Duration: 14 to 16 weeks.
• EDA tool access for hands-on labs.
• Assignments & Quizzes to reinforce learning.
• Industry case studies on real AMS design challenges.
5. Certification & Career Benefits
• Certification upon completion.
• Career guidance for AMS Design & Verification roles.
• Networking with industry professionals and experts.
Physical Design with Synthesis and STA Training Course
1. Course Objectives
• fundamentals of ASIC Physical Design flow.
• Cover RTL-to-GDSII flow, floorplanning, placement, CTS, routing, and signoff.
• Introduce EDA tools (Synopsys ICC2, Cadence Innovus, Siemens Aprisa, etc.).
• Train students in Synthesis, Static Timing Analysis (STA), and Design-for-Manufacturability (DFM).
• Provide hands-on projects, industry-standard methodologies, and debugging techniques.
2. Target Audience
• Beginners: Students, fresh graduates, or junior engineers.
• Intermediate learners: Digital designers transitioning to physical design.
• Professionals: Engineers looking to improve their backend design skills.
3. Course Structure & Syllabus
Module 1: Fundamentals of Physical Design
• Introduction to ASIC/FPGA design flow.
• RTL-to-GDSII overview.
• Standard cells, IOs, macros, and libraries.
• Physical Design constraints: Design Rules, Power Planning, Metal Layers.
Module 2: Logic Synthesis & DFT (Design for Testability)
• Basics of RTL Synthesis (Synopsys Design Compiler, Genus, etc.).
• Timing constraints and optimization.
• DFT basics: Scan chains, ATPG, MBIST, Boundary Scan.
Module 3: Floorplanning and Power Planning
• Macro placement, standard cell placement strategies.
• Power mesh, IR drop, and EM analysis.
• IO placement and clock planning considerations.
Module 4: Placement, Clock Tree Synthesis (CTS), and Routing
• Standard cell placement & legalization.
• Clock tree synthesis (H-tree, Mesh, and balancing).
• Routing strategies: Global routing, detailed routing, DRC fixes.
Module 5: Static Timing Analysis (STA) & Signoff
• Understanding setup, hold time, clock skew, and jitter.
• Constraints: SDC file, multi-mode multi-corner (MMMC) analysis.
• Timing closure, ECO (Engineering Change Order) flow.
• Parasitic extraction (RC extraction), IR drop analysis, and signal integrity.
Module 6: Signoff & Final Tapeout Considerations
• Design Rule Check (DRC) & Layout vs. Schematic (LVS).
• Antenna effect, Metal Fill, and DFM (Design for Manufacturability).
• Tapeout process and fabrication overview.
Module 7: Hands-on Labs & Projects
• Lab 1: Logic synthesis using Design Compiler/Genus. • Lab 2: Floorplanning & Power Planning using ICC2/Innovus. • Lab 3: Placement, CTS & Routing of a small digital block. • Lab 4: Running STA, fixing timing violations and SI issues. • Final Project: Complete RTL-to-GDSII flow for a digital IP.4. Course Format
• Online or In-person: Define if it will be a recorded/live or classroom-based course.
• Duration: 14 to 16 weeks.
• EDA tool access for hands-on experience.
• Assignments & Quizzes to reinforce learning.
• Industry case studies covering real-world PD challenges.
5. Certification & Career Benefits
• Certification upon course completion.
• Career guidance for Physical Design & STA Engineer roles.
• Networking with industry experts and professionals.
RTL Design Training Course
1. Course Objectives
• Teach fundamentals of RTL design using Verilog and VHDL.p>
• Cover digital design principles, FSMs, pipelining, and arithmetic circuits.
• Introduce EDA tools (Synopsys Design Compiler, Cadence Genus, Questa, VCS, etc.).
• Train students in RTL coding best practices, linting, synthesis constraints, and verification basics.
• Provide hands-on projects, industry methodologies, and debugging techniques.
2. Target Audience
• Beginners: : Students, fresh graduates, or junior engineers.
• Intermediate learners: Engineers transitioning from software/analog to digital design.
• Professionals: Engineers looking to improve RTL coding and synthesis optimization.
3. Course Structure & Syllabus
Module 1: Fundamentals of RTL Design
• Basics of digital logic and combinational circuits.
• Introduction to Verilog and VHDL (Syntax, Data types, Operators).
• Structural vs. Behavioral RTL coding styles.
• Overview of ASIC and FPGA design flows.
Module 2: Combinational & Sequential Circuits in RTL
• Combinational logic design: MUX, Decoder, ALU, Adder, Multiplier.
• Sequential logic design: Flip-Flops, Registers, Counters, FSMs.
• Finite State Machine (FSM) Design: Mealy & Moore machines.
• Pipeline and Parallelism techniques in RTL coding.
Module 3: Advanced RTL Design & Coding Guidelines
• RTL optimization for area, power, and timing.
• Coding for synthesis vs. simulation.
• Linting and code quality checks ( SpyGlass, Ascent Lint ).
• Handling metastability, CDC (Clock Domain Crossing), and Reset strategies.
Module 4: Synthesis & Timing Considerations
• RTL-to-Gates synthesis flow using Design Compiler/Genus.
• Writing SDC constraints for synthesis.
• Setup/Hold violations and timing optimization.
• Debugging synthesis issues and ECO flow.
Module 5: Low Power Design Techniques
• Clock gating, Power gating, and Multi-Vt optimization.
• Low power design using UPF (Unified Power Format).
• Dynamic vs. Static power reduction techniques.
Module 6: Hands-on Labs & Projects
• Lab 1: Writing and simulating basic combinational circuits.
• Lab 2: FSM-based digital design project.
• Lab 3: Pipeline implementation of an ALU.
• Lab 4: Synthesis and optimization of a digital block.
• Final Project: Design and verification of a complete RTL-based IP.
4. Course Format
• Online or In-person: Define if it will be a recorded/live or classroom-based course.
• Duration: 14 to 16 weeks.
• EDA tool access for hands-on experience.
• Assignments & Quizzes to reinforce learning.
• Industry case studies covering real-world RTL design challenges.
5. Certification & Career Benefits
• Certification upon course completion.
• Career guidance for RTL Design, Digital Design, and FPGA Engineer roles.
• Networking with industry professionals and experts.
OUR PLACEMENT PARTNERS
Subscribe to our newsletter to recieved the latest udates and information about codehauz
All rights reserved (C) 2024 Innovative-hub for VLSI Technology